INTRODUCTION
The boost type PWM rectifier has been increasingly employed in recent years since it offers the possibility of a low distortion line current withnear unity power factor for any load condition. Another advantage over traditional phase-controlled thyristor rectifiers is its capability for nearly instantaneous reversal of power flow. Unfortunately, the features of the PWM boost type rectifier are fully realized only when the supply three phase input voltages are balanced. It has been shown that unbalanced input voltages cause an abnormal second order harmonic at the dc output voltage, which reflects back to the input causing third-order harmonic current to flow. Next, the third-order harmonic current causes a fourth-order harmonic voltage on the dc bus, and so on. This results in the appearance of even harmonics at the dc output and odd harmonics in the input currents. An attempt was made to reduce low order harmonics at the input and the output of the PWM Boost Type Rectifier under unbalance input voltages [1] . The authors in [2] used two synchronous reference frames: a positivesequence current regulated by a 1 , 2015 proportional integral (PI) controller in a positive synchronous reference frame (SRF), and a negative sequence current regulated by a PI controller in a negative SRF. In [3] , a new control scheme is proposed to minimize harmonic distortions of the input current and dc-link voltage in the converter. A hybrid digitalrepetitive current controller (RC) is used to minimize the line-side current harmonics and the dc link voltage harmonics under the distorted and unbalanced operating conditions [4] . But these strategies require a series of frame transformation and calculation which increase the complexity of implementation. New control method for input-output harmonic elimination of the pulse width modulation(PWM) boost-type rectifier under conditions of both unbalancedinput voltages and unbalanced input impedances is presented in [5] . But in this method, hysteresis current controllers are used to regulate the actual three-phase currents, these controllers produce drawbacks such as a variable switching frequency and an irregularity of the position of modulation pulses. These drawbacks provide high current ripples, acoustic noise, and difficulty in designing of input filter.
Index Terms
In [6] , a new method for control of PWM rectifiers is presented. This method is classified in Direct Power Control (DPC) group among different control methods for PWM rectifiers which uses Model Predictive Control (MPC) and SVM. The method also usesVirtual Flux (VF) vector of the input voltage, which improves the performance of the rectifier under harmonic conditions of the networks, the method has several advantages: simple, it uses constant switching frequency, and excellent step response. Alsothis method has some disadvantages: the unbalanced condition at the input voltages is not discussed, only balanced and 5% level of 5 th order harmonic distortion was discussed. This level of distortion is very low compared to the level used in this paper. Another disadvantage inthis method is that it uses large input inductances as well as large output capacitor.
In this paper, the proposed method can be divided into two parts; the first part is voltage controller (Repetitive Controller) to produce the magnitude of the reference currents (I MAX ) without even order harmonics. The second part is current controller (Enhanced phase locked loops are used) to produce pure and balanced sine waves, these sine waves multiplied by the output of the voltage controller (I MAX ) to obtain sinusoidal reference currents. Finally proportional controllers are used to force the line currents to follow these sinusoidal references.
II.

MODELING OF THREE-PHASE PWM BOOST RECTIFIER UNDER BALANCED INPUT VOLTAGE CONDITION
The main circuit of the three phases PWM ac to dc converter is shown in Figure1 
Because either S 1 or S 1 ' is conducting and only one of them is allowed to conduct in any moment, i.e. :
Where R=R L +R S , the total series resistance in one phase. Similarly, for phase 2 and 3: [7] 
For a three-phase system without neutral line,
The sum of three phase supply is e 1 +e 2 +e 3 = 0 (14)
The voltage V NO can be obtained by addingequations (10) , (11) (10), (11) , and (12), the result will be
Where
In the Figure1, the input line current for each phase is multiplied by switching function, then adding them to result output current i dc , i.e:
According to Figure 1 , the output current i dc is equal to:
Where i c (C ) is the current of the output capacitor while I o is the dc load current (I o = ). Soanother differential equation can be written as: 
ANALYSIS OF THREE-PHASE PWM BOOST RECTIFIER UNDER UNBALANCED INPUT VOLTAGE CONDITION
In Figure1, it is assumed that the PWM rectifier is supplied by unbalanced input voltages but balanced input impedances. The assumptions used in the following derivation are 1) The system losses are very small and can be neglected.
2) The switching functions used to represent switching action of the converter are unbalanced but contain no zero sequence.
3) Only fundamental components of switching functions and input currents are taken into account (PWM switching harmonics are not considered). 4) There is no phase difference between fundamental components of the switching functions and the input currents. Sothat the fundamental component of the switching functions can be written as
And the unbalanced input currents can be written as
i 2 =I m2 sin(ωt 120)
i 3 =I m3 sin(ωt 120)
The output dc current is
The converter transfer function vector is composed of three switching functions. [8] =
And the current vector is
The three-phase unbalanced input currents can be presented as a sum of two balanced sets of positive and negative sequence component.
‫واﻻﻟﻜﺘﺮوﻧﻴﺔ‬ ‫اﻟﻜﻬﺮﺑﺎﺋﻴﺔ‬ ‫ﻟﻠﻬﻨﺪﺳﺔ‬ ‫اﻟﻌﺮاﻗﻴﺔ‬ ‫اﻟﻤﺠﻠﺔ‬
Similarly the converter transfer function can be decomposed into two balanced sets of positive and negative sequence components under unbalanced voltages that is
Now from equation (34) to equation (39), the resultant output current in equation (31) under unbalanced input voltages becomes [8] i dc = (T p + T n ) (i p + i n )
i dc =T p i p +T p i n +T n i p +T n i n (41) Equation (41) represents the general expression for the converter output current i dc under unbalanced voltages in term of positive and negative sequence components of the converter transfer function and the input currents respectively.
T n i n = (43)
T n i p = (45)
The cross product (T p i n ) and (T n i p ) yield the abnormal second order harmonics components.
I o = i dc (50)
Where V o and R o are the output dc load voltage and the load resistance
Due to the unbalance in the input voltages, the output dc voltage contains dc term (V dc ) and ac term (v sh ). 
It is implied from this analysis that the unbalance in the input voltages leads to appearance of second order harmonic (100 Hz for the 50 Hz supply) in the output dc voltage (v sh ), which causes third order harmonic (150 Hz for the 50 Hz supply) in the input current (see equation (57)). This interaction continues and results in the appearance of even order harmonics at the dc link voltage and odd order harmonics in the input currents.
IV. CONTROL STRATEGY
After knowing the types of the dominant harmonics in the output (second order harmonic) and in the input (third order harmonic), a control strategy is needed to reduce these harmonics. The proposed control strategy is divided into two parts, the first part is a voltage controller and the second part is a current controller. Figure 3 shows the control strategy block diagram.
Figure3:Overall control strategy block diagram
A. Voltage Controller
The first objective of this voltage controller is to reduce the second order harmonic in the output dc voltage (less than 5% of V o ) inequation (55), and the second objective is to reduce the second order harmonics in the reflected I MAX inequation (56). This leads to the reduction of the third order harmonics in the reference currents inequation (57), and reduces the total harmonic distortions (THD s ) for these references.To achieve these objectives, there are several control schemes have been proposed based on the stationary frame and the rotating frame methods. However, most of them only consider regulation of the PWM boost type rectifier under slight to medium levels of imbalance. In order to acquire these objectives under extremely unbalanced and distorted input voltages, a Repetitive Controller (RC) is used. According to the internal model principle (IMP), zero error tracking of any reference input, in steadystate, can be accomplished if a generator of the reference input is included in a stable closed-loop system. For example, a type 1 closed-loop system with an integrator ( ) [or in discrete time domain], i.e., the generator of unit step function, in the loop offers tracking of a step input with zero steady state error. Repetitive control (RC) is a special case of the internal model principle in control systems with periodic signals [9] . Figure 4 shows the structure of the repetitive controller. The transfer function of the repetitive controller is:
Where K rc is the gain and T o = , f o is the fundamental compensation harmonic frequency.
‫واﻻﻟﻜﺘﺮوﻧﻴﺔ‬ ‫اﻟﻜﻬﺮﺑﺎﺋﻴﺔ‬ ‫ﻟﻠﻬﻨﺪﺳﺔ‬ ‫اﻟﻌﺮاﻗﻴﺔ‬ ‫اﻟﻤﺠﻠﺔ‬
According to the properties of the exponential function [10] 
Where Mathematically, RC is equivalent to parallel combination of proportional controller, integral controller, and many resonant controllers, as shown in Figure 5 .
[11] 
B. Current Controller
The objectives of the current controller are: to construct the reference currents by using Phase Locked Loop (PLL) technique, and to achieve good tracking between the actual and the
‫واﻻﻟﻜﺘﺮوﻧﻴﺔ‬ ‫اﻟﻜﻬﺮﺑﺎﺋﻴﺔ‬ ‫ﻟﻠﻬﻨﺪﺳﺔ‬ ‫اﻟﻌﺮاﻗﻴﺔ‬ ‫اﻟﻤﺠﻠﺔ‬
The components of the current controller will be discussed in details in the following sections.
-Enhanced Phase Locked Loop (EPLL):
The EPLL enhances the standard PLL by removing its main drawback that is the presence of double-frequency errors. It achieves this task by means of estimating the amplitude of the input signal. Thus, in addition to removing the ripples, the EPLL provides an estimate of the input signal magnitude and a filtered version of the input signal. This makes the EPLL function as a filter and as a controller too. The block diagram of the EPLL is shown in Figure 6 . The EPLL comprises a PLL (shown in the box on the bottom of Figure 6 ) and also a branch that generates a signal y that is the filtered version of the input signal u. Thus, Y estimates the peak value of the input signal, and ϕ estimates its phase angle. The frequency is estimated at ω. The signal S is unity sinusoidal signal in phase with the input signal, and this represents a stable synchronizing reference. [12] Assume (u=U sin θ, where θ= ) and (y = Ysinϕ). Obviously, when (Y = U and ϕ= θ), the EPLL is in a steady situation, and the error signal e = (u -y) is zero. If this steady situation is stable, then it means that the EPLL approaches the correct solution. For (u = U sin θ) and (y = Y sinϕ), the error signal is (e = u -y) = (U sin θ -Y sin ϕ).The output of phase detector (PD) (the multiplier in PLL) in Figure 6 is equal to z = e cosϕ = (U sin θ -Y sinϕ) cosϕ z= ⏟ (62) Figure 6 : EPLL block diagram
Assuming that the steady situation (i.e., Y = U and ϕ = θ) is stable, the highfrequency term approaches zero as the system approaches to the steady situation. This means that the high-or doublefrequency term keeps being removed from the loop and the frequency and phase angle estimations will carry no double-frequency ripple as they approach their steady values. The output of the top multiplier in Figure 6 is equal to x=e sinϕ =(U sin θ -Y sin ϕ) sin ϕ ⏟
As the system approaches the steady condition, the high frequency term approaches zero. Therefore, there will be no double-frequency ripple on the estimated peak value.The selection of the parameters in Figure 6 (µ1, µ2, and µ3) depends on the following observation:
-Increasing the value of µ 1 will increase the speed of estimating of the magnitude. However, it creates oscillations in the response. There is a tradeoff between speed and accuracy (or smoothness). -Decreasing µ 1 , µ 2 , and µ 3 yield an estimation of the peak, and phase which is insensitive/robust to theundesirable variations and noise in the input signal. 1 , 2015 Finally, the output of the EPLL(S in Figure 6 ) will be pure unit sinusoidal and synchronized with the voltage in each phase, therefore the reference currents are: Where T e =
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V. SIMULATION RESULTS
The operation of the three-phase PWM boost-type rectifier under severe unbalanced and distorted operating conditions has been simulated in MATLAB Simulink by using SimPowerSystems toolbox. Five different cases have been selected to verify feasibility and performance of the new control method (with RC). The converter operates at near unity power factor with a stable behavior in spite of level of imbalance and distortion of the input conditions. The main electrical parameters of the power circuit and control data are given in Table 1 . 
‫واﻻﻟﻜﺘﺮوﻧﻴﺔ‬ ‫اﻟﻜﻬﺮﺑﺎﺋﻴﺔ‬ ‫ﻟﻠﻬﻨﺪﺳﺔ‬ ‫اﻟﻌﺮاﻗﻴﺔ‬ ‫اﻟﻤﺠﻠﺔ‬
The cases are:
CASE 1
In this case, the operation of the three-phase PWM boost rectifier is simulated under balanced input voltages condition. Figure 8 shows three-phase input voltages condition of this case, where Em 1 =Em 2 =Em 3 =120V. Figure 9 show the steady-state three-phase input currents and Figure 10 shows the output dc voltage when using RC. If the input voltages are Em 1 =190V, Em 2 =120V, and Em 3 =70V as shown in Figure 11 , then the input currents obtained when using RC are shown in Figure 12 . The negative sequence current in Figure 12 is 0.02705A, and the third order harmonic currents in each phase are 0.01A, 0A, and 0.01A, while the THD s are 1.96%, 1.98%, and 2.04% respectively. Figure 12 : Input currents obtained when using RC in case2 Figure 13 shows the output dc voltage of this case, the second order harmonic voltage is equal to (5.62V peakto-peak (P.P)) when RC is used.The power factor obtained for this case is 0.9874. In this case, a 5 th order harmonic of 25% distorts unbalanced input voltages (Em 1 =157V, Em 2 =120V, and Em 3 =85V). Figure 14 shows the input voltages of this case, while the input currents obtained when using RC in this case are shown in Figure 15 . Figure 16 shows the output dc voltage. The THD s for the input currents are 1.94%, 2.03%, and 2.15% respectively, while the 3 rd order harmonics are 0A, 0.01A, and 0.01A. The 5 th order harmonics in these currents are 0.02A, 0.03A, and 0.04A respectively.The second order harmonic in the output dc voltage is (3.54V P.P). The power factor for this case is 0.912. 
‫واﻻﻟﻜﺘﺮوﻧﻴﺔ‬ ‫اﻟﻜﻬﺮﺑﺎﺋﻴﺔ‬ ‫ﻟﻠﻬﻨﺪﺳﺔ‬ ‫اﻟﻌﺮاﻗﻴﺔ‬ ‫اﻟﻤﺠﻠﺔ‬
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CASE 4:
In this case, a 7 th order harmonic of 25% distorts unbalanced input voltages (Em 1 =157V,Em 2 =120V,and Em 3 =85V). Figure 17 shows the waveforms of the input voltages of this case. Figure 18 shows the input line currents, while Figure  19 shows the output dc voltage. The THD s for the input currents in Figure 18 are 1.97%, 1.97%, and 2% for the three phases respectively, while the 7 th order harmonic is 0.02 A for each phase. The obtained power factor for this case is 0.9573. voltages of case5 Figure 21 shows the input line currents obtained when using RC. The THD s for these currents are 1.99%, 1.89%, and 2.07% respectively, while the third order harmonic in each phase current is 0A. Figure 22 shows the output dc voltage when using RC, the second order harmonic is (5V P.P.). The power factor obtained for this case is 0.9036. For all cases, it is noticed that the output dc voltage requires 140ms (settling time) to be stable at the beginning of the operation within a variation of 6%. Figure  23 shows the dc link voltage and the ac line current with using RC when the load is changed from 100 Ω to 50 Ω at 0.6 sec and back to 100 Ω at 0.8 sec from starting time.In increasing the load,it is clear that an oscillation in the dc link voltage is occurred within 8% (decrease in the output dc voltage), and it is damped after 85 msec from the instant of increasing the load. The ac line current (increased from 5A to 10A) also reaches to the steady state (stable at 10A) in two cycles, around 40ms. When the load returns to 100 Ω, the oscillation in the output dc voltage is within 9% (increase in the output dc voltage) and this oscillation is damped after 130 msec.
‫واﻻﻟﻜﺘﺮوﻧﻴﺔ‬ ‫اﻟﻜﻬﺮﺑﺎﺋﻴﺔ‬ ‫ﻟﻠﻬﻨﺪﺳﺔ‬ ‫اﻟﻌﺮاﻗﻴﺔ‬ ‫اﻟﻤﺠﻠﺔ‬
The ac input line current reaches to the steady state (stable at 5A) in six cycles, around 120 ms. Figure 24 shows the dc current I MAX when the input supply voltages are Em 1 =190V, Em 2 =120V, and Em 3 =70V as shown in Figure 11 (case2). 1 , 2015 Figure 24: I MAX obtained when using the conventional method
The second order harmonic in this current is 0.5A (1A P.P), this leads for appearing a third order harmonic in the input currents and makes THDs for these currents are higher than 5%. Figure 25 shows the waveforms of the three-phase input currents with using the conventional controlled method and when the input voltages in Figure 11 are used. Figure 27 shows the ac line current and the output dc voltage when using LPF with PI controller under load change condition. So that when the load is increased at 0.6 sec from starting time, the ac line current requires six cycles (120ms) to reach the steady state. An oscillation occurs at the output dc voltage and this oscillation is damped after 130 msec from the instant of increasing the load. The load returns to 100 Ω at 0.8 sec from starting the operation, this causes an oscillation in the output dc voltage but this oscillation is damped after 160 ms. While the ac line current requires ten cycles to be stable, around 200 ms. Table 2 shows the ripple in the output dc voltage, the negative sequence current, and the third order harmonic in the input line currents when RC and LPF with PI controller are used. Table 3 shows THDs when using the conventional method and Table 4 shows THDs when using the proposed method. It can be seen from these tables that when using the proposed method (RC), the THD s in the input line currents, the negative sequence currents, and the second order harmonic in the output dc voltage are less, in comparing to their values when using the conventional method (LPF with PI controller). Figure 29 shows the changing of the reference output dc voltage when using the conventional method. 1 , 2015 Figure 29: changing the output reference dc voltage when using the conventional method
From Figures 28 and 29 , the oscillation in the output dc voltage within 6% when using the proposed method, while 28% when using the conventional method. Therefore, the proposed method produces excellent performance with using small value of the output capacitor and producing excellent input-output harmonic elimination. To improve the performance of the conventional method, the value of the output capacitor must be larger.
Finally, Figure 30 and Figure  31show three-phase input line currents and the output dc voltage with using RC when inductor (3mH) is added to the resistive load which its value is 100Ω under supplying unbalancedinputvoltages in case 2. 
VI. Conclusions
This paper proposed a new control strategy (RC is used in the voltage controller, and EPLL with proportional controller are used in the current controller) on a three-phase PWM boost rectifier, to achieve input-output harmonic reduction under different input supply voltage conditions. It is concluded from the analysis of the PWM rectifier that when the input supply voltages are unbalanced a second order harmonic appears at the output dc voltage and this result in a third order harmonic in the input currents. The performance of reduction these harmonics for both the proposed method and the conventional method is evaluated. The proposed control method (RC) uses small output capacitor, this makes the system is smaller in size, improves the transient response under the disturbances and decreases the cost of the system. In addition, the proposed method produces less second order harmonic in the reflected ‫واﻻﻟﻜﺘﺮوﻧﻴﺔ‬ 1 , 2015 dc current I MAX , this reduces the third order harmonic in the input currents and improves the THD s (less than 5%), less third order harmonic in the input currents results in reducing the second order harmonic in the output dc voltage. While if the conventional method uses small output capacitor, I MAX has higher second order harmonic and this makes the THD higher than 5% and more harmonics will exist in the output dc voltage. Simulation results in this paper are discussed in the transient response under changing the load condition and in the steady state response under different input voltage conditions. In the steady state response, five different cases were performed to verify the feasibility of PWM rectifier with the proposed control strategy.The advantages of using the proposed method are:
1-Balanced three-phase sinusoidal input currents. 2-THD s are less than 5% for each phase. 3-The power factor is kept close to unity. 4-The output dc voltage can be regulated at any desired level.
The transient response of the input line current under changing the load when using the proposed control method requires two cycles (40 ms) to be stable when the load is increased from 100 Ω to 50 Ω and requires five cycles (100 ms) when the load back to 100 Ω. While with the conventional method, the ac line current requires six cycles (120 ms) to be stable when the load is increased and ten cycles (200 ms) when the load back to 100 Ω. Finally, the results in the steady state response and in the transient response are better when using the proposed control method.
